Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › FPGA coprocessor with sparsity and density modules for execution of low and high parallelism portions of graph traversals

FPGA coprocessor with sparsity and density modules for execution of low and high parallelism portions of graph traversals

US Patent 11263168 · Granted Mar 1, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cache-designing method where cache data and cache-miss information share the sam2025
Cache-designing method where cache data and cache-miss information share the sam2025
Litter box2025
Sample-difference-based method and system for interpreting deep-learning model f2025
Method and system for automatic deletion of information based on time synchroniz2025
Blockchain-based system and method for preventing unauthorized deletion of surve2025
Hardware accelerator for hypergraph processing and operating method thereof2025
Hardware accelerator for hypergraph processing and operating method thereof2025
Hardware accelerator for hypergraph processing and operating method thereof2025
Video generating method and device2025
Activity recognition model balanced between versatility and individuation and sy2025
Highly flexible, scalable multi blockchain, hierarchical data sharing and data s2025