Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Channel less floor-planning in integrated circuits

Channel less floor-planning in integrated circuits

US Patent 11250197 · Granted Feb 15, 2022

Estimated economic value: $29,712,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reinforcement learning based scheme for tuning memory interfaces2025
Memory repair system and method2025
Data link stability detection using computer vision-based data eye analysis2024
Integrated functional and design for testability (DFT) clock delivery architectu2024
Cell-based power grid (PG) architecture2019
Thermal mitigation of multi-core processor2018
Method and apparatus for hybrid chip-level voltage scaling2018
Systems and methods of memory bit flip identification for debugging and power ma2017
Token-based power-switch control circuits2017
Thermal mitigation of multi-core processor2017
System and method of adaptive voltage scaling2015
Method for performing adaptive voltage scaling (AVS) and integrated circuit conf2015