Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for low jitter phase-lock loop based frequency synthesizer

System and method for low jitter phase-lock loop based frequency synthesizer

US Patent 11245407 · Granted Feb 8, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Signaling compression and decompression associated with a partially unrolled dec2025
Amplitude optimized reflection canceller in parallel channel equalizers2025
Shield structure for a low crosstalk single ended clock distribution circuit2021
Serdes with jitter injection self stress mechanism2020
Differential PLL with charge pump chopping2018
PLL system and method of operating same2018
Low-noise sampled voltage regulator2016
Limiting false wakeups of computing device components coupled via links2014
Fully integrated differential LC PLL with switched capacitor loop filter2014
Systems and methods for memory device precharging2013
Breaking documents2012
Programmable filter2008