Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to enable the prevention of cache thrashing on memory management unit (MMU)-less hypervisor systems

Method to enable the prevention of cache thrashing on memory management unit (MMU)-less hypervisor systems

US Patent 11232034 · Granted Jan 25, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronic control unit, gateway circuit for an airbag electronic control unit, 2025
Call and return instructions for saving and restoring different sets of context 2024
Radar system and method of handling radar signals of a radar system2024
Method of compressing radar data using frequency bins2024
Radar device with integrated security capability2024
Processing radar signals2023
Hardware decompressor for padding non-equidistant data2023
Distributed radar sensor system2023
Apparatuses and method for light detection and ranging2023
Device and method for processing radar signals2022
Processing radar signals2022
Processing radar signals2022