Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Array substrate for reducing parasitic capacitance between adjacent wires, display panel, and display device

Array substrate for reducing parasitic capacitance between adjacent wires, display panel, and display device

US Patent 11226528 · Granted Jan 18, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Decision support system and method thereof for neurological disorders2025
Extrusion equipment2024
Toolbox handle of combination screwdriver2023
Calibration method for current detection and protection mechanism and calibratio2022
Product detection device, product detection system and product detection method 2022
Camera module2022
System and method for automatic performance analysis in an electronic circuit de2022
Multi-key, cloud-specific security2022
Chip package array, and chip package2022
Display panel, gate scanning circuit, and gate scanning unit circuit2022
Chip package process2021
Array substrate, display panel and display device2021