Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multitier arrangements of integrated devices, and methods of protecting memory cells during polishing

Multitier arrangements of integrated devices, and methods of protecting memory cells during polishing

US Patent 11222854 · Granted Jan 11, 2022

Estimated economic value: $23,366,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multitier arrangements of integrated devices, and methods of protecting memory c2023
Multitier arrangements of integrated devices, and methods of protecting memory c2023
Phase change memory devices with enhanced vias2021
Flash-lamp annealing method of making polycrystalline silicon2021
Phase change memory structures2021
Metal-nitride-free via in stacked memory2020