Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device comprising programmable command-and-address and/or data interfaces

Memory device comprising programmable command-and-address and/or data interfaces

US Patent 11211105 · Granted Dec 28, 2021

Estimated economic value: $2,832,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High-performance, high-capacity memory modules and systems2025
High-speed signaling systems with adaptable pre-emphasis and equalization2025
Interface with variable data rate2025
Memory system topologies including a memory die stack2025
Integrated circuit that applies different data interface terminations during and2025
Integrated circuit that applies different data interface terminations during and2025
Protocol including selective output by memory of a timing reference signal2025
Command-triggered data clock distribution mode2025
Drift detection in timing signal forwarded from memory controller to memory devi2025
Edge based partial response equalization2025
High-speed signaling systems and methods with adaptable, continuous-time equaliz2025
High-speed signaling systems and methods with adaptable, continuous-time equaliz2025