{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "System and method for handling address translation invalidations using an address translation invalidation probe", "item": "https://www.patentleaderboard.com/patent/11210233"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for handling address translation invalidations using an address translation invalidation probe

System and method for handling address translation invalidations using an address translation invalidation probe

US Patent 11210233 · Granted Dec 28, 2021

Estimated economic value: $7,175,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Gather buffer management for unaligned and gather load operations2025
Buffer and methods for address translations in a processor2023
Gather buffer management for unaligned and gather load operations2023
Unified translation miss queue for multiple address translation modes2023
Unified translation miss queue for multiple address translation modes2023
Virtual cache synonym detection using alias tags2023
Translation bandwidth optimized prefetching strategy through multiple translatio2023
Sleeping and waking-up address translation that conflicts with translation level2023
Sleeping and waking-up address translation that conflicts with translation level2023
Sharing instruction cache footprint between multiple threads2023
Sharing instruction cache lines between multiple threads2023
Power optimized prefetching in set-associative translation lookaside buffer stru2023