Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Architecture for small and efficient modular multiplication using carry-save adders

Architecture for small and efficient modular multiplication using carry-save adders

US Patent 11210067 · Granted Dec 28, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fast multiple core method and system for chaining isogeny computations2025
Fast multiple core method and system for chaining isogeny computations2025
Method and architecture for performing modular addition and multiplication seque2025
Method and architecture for performing modular addition and multiplication seque2025
Computer processing architecture and method for supporting multiple public-key c2024
Randomization methods in isogeny-based cryptosystems2024
Randomization methods in isogeny-based cryptosystems2024
Architecture and method for hybrid isogeny-based cryptosystems2022
Method and system for computing large-degree isogenies with an odd degree2022
High-performance systems to validate isogeny-based cryptography keys2022
High-performance systems to validate isogeny-based cryptography keys2022
Efficient architecture and method for arithmetic computations in post-quantum cr2021