Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fin spacer protected source and drain regions in FinFETs

Fin spacer protected source and drain regions in FinFETs

US Patent 11205594 · Granted Dec 21, 2021

Estimated economic value: $25,499,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for determining parameters of three dimensional nanostructure and apparat2025
Memory array isolation structures2025
Semiconductor devices with backside power rail and backside self-aligned via2025
Nanostructure with various widths2025
Semiconductor device structure with hybrid fins2025
Device having a gate electrode wrapping around semiconductor layers and proximat2025
Fin structures having varied fin heights for semiconductor device2025
Semiconductor device with trimmed channel region and method of making the same2025
Self-aligned metal gate for multigate device2025
Integration of multiple fin stuctures on a single substrate2025
Gap-insulated semiconductor device2025
Isolation structures of semiconductor devices2025