Home › Wafer level integration including design/co-design, structure process, equipment stress management and thermal management

Wafer level integration including design/co-design, structure process, equipment stress management and thermal management

US Patent 11201138 · Granted Dec 14, 2021

Estimated economic value: $4,192,000 ⓘ

Assignee