Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Delay fault testing of pseudo static controls

Delay fault testing of pseudo static controls

US Patent 11194645 · Granted Dec 7, 2021

Estimated economic value: $28,643,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Secure cross-tenant access2025
Clock shaper circuit for transition fault testing2025
Path based controls for ATE mode testing of multicell memory circuit2024
Path based controls for ATE mode testing of multicell memory circuit2024
Compressed scan chain diagnosis by internal chain observation, processes, circui2024
Dynamic generation of ATPG mode signals for testing multipath memory circuit2024
Dynamic generation of ATPG mode signals for testing multipath memory circuit2024
Scan chain self-testing of lockstep cores on reset2023
Full pad coverage boundary scan2023
Delay fault testing of pseudo static controls2023
Delay fault testing of pseudo static controls2023
Delay fault testing of pseudo static controls2023