Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-level system memory with near memory capable of storing compressed cache lines

Multi-level system memory with near memory capable of storing compressed cache lines

US Patent 11188467 · Granted Nov 30, 2021

Estimated economic value: $30,212,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hardware-software co-designed multi-cast for in-memory computing architectures2025
Methods and apparatus for timed hardware delay for reductions in instruction fet2025
Methods and apparatus for timed hardware delay for reductions in instruction fet2025
Point cloud adjacency-map and hash-map accelerator2025
Self-synchronizing remote memory operations in a multiprocessor system2025
Maintaining contiguity of virtual to physical address mappings to exploit contig2025
Region aware delta prefetcher2025
Region aware delta prefetcher2025
Device, method, and system to facilitate improved bandwidth of a branch predicti2025
Device, method, and system to facilitate improved bandwidth of a branch predicti2025
Code prefetch instruction2025
De-prioritizing speculative code lines in on-chip caches2025