Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for reducing the effects of aging in logic circuits

Techniques for reducing the effects of aging in logic circuits

US Patent 11177806 · Granted Nov 16, 2021

Estimated economic value: $23,453,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus of receive enable margining in memory interface2024
Voltage clamping circuit for protecting an internal circuitry and a method of op2022
Apparatus and a method for handling non-continuous data transfer for a decision 2022
Dual signal protocol input/output (I/O) buffer circuit2019
Differential input buffer circuits and methods2017
Differential input buffer circuits and methods2017
Input voltage clamp with signal splitting and cross-over capabilities2017