Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reconfigurable cache architecture and methods for cache coherency

Reconfigurable cache architecture and methods for cache coherency

US Patent 11176041 · Granted Nov 16, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for dynamic cluster-based cache coherency for multi-core proce2025
Optimizing execution of code on reconfigurable hardware using likely data values2025
Reusing thread identification values when executing concurrent threads2025
Reconfigurable cache architecture and methods for cache coherency2025
Executing concurrent threads on a reconfigurable processing grid2025
Reconfigurable integrated circuit (IC) device and a system and method of configu2025
Dynamic software interface translation for computing in a heterogeneous environm2025
Dynamic allocation of executable code for multi-architecture heterogeneous compu2025
System and method for sharing a cache line between non-contiguous memory areas2024
Interconnected memory grid with bypassable units2024
Memory management in a multi-processor environment2024
Graphical user interface for code to dataflow graph representation2024