Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Static clock calibration in physical layer device

Static clock calibration in physical layer device

US Patent 11165553 · Granted Nov 2, 2021

Estimated economic value: $107,992,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reference voltage training scheme2023
Transmitter test with interpolation2022
Transmitter test with interpolation2022
Clock calibration for data serializer2022
Clock calibration for data serializer2022
Clock calibration for data serializer2022
Dual path level shifter to reduce duty cycle distortion2021
Data alignment in physical layer device2021
Data alignment in physical layer device2021
Transmitter test using phase-lock loop2021
Phase interpolator with phase adjuster for step resolution2021
Phase interpolator with phase adjuster for step resolution2021