Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device with built-in flexible double redundancy

Memory device with built-in flexible double redundancy

US Patent 11164610 · Granted Nov 2, 2021

Estimated economic value: $33,449,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High-speed and area-efficient parallel-write-and-read memory2025
Display apparatus including a low brightness area2024
Memory with bitcell power boosting2024
Memory with double redundancy2024
Memory with double redundancy2024
Memory with a sense amplifier isolation scheme for enhancing memory read bandwid2024
Memory with a sense amplifier isolation scheme for enhancing memory read bandwid2024
Memory with reduced capacitance at a sense amplifier2023
Memory with reduced capacitance at a sense amplifier2023
SRAM with scan mode2023
Memory with single-ended sensing using reset-set latch2023
Memory device with built-in flexible double redundancy2023