Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatuses for reducing clock path power consumption in low power dynamic random access memory

Apparatuses for reducing clock path power consumption in low power dynamic random access memory

US Patent 11150686 · Granted Oct 19, 2021

Estimated economic value: $15,836,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated assemblies2025
Sensing scheme for a memory with shared sense components2025
OLED display substrate, method of manufacturing the same and OLED display appara2025
Systems and methods to automate trust delivery2025
Circuit for tracking access occurrences2025
Microelectronic devices, and methods of forming microelectronic devices2025
Microelectronic devices including control logic circuitry overlying memory array2025
Hyper-personalized prompt based content generation2025
Fin field effect transistor sense amplifier circuitry and related apparatuses an2025
System, method, and medium for lead conversion using a conversational virtual av2024
Integrated assemblies having wordline-driver-circuitry directly under vertically2024
Apparatuses and methods for row hammer counter mat2024