Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Logic and flip-flop circuit timing margins controlled based on scan-pattern transition processing

Logic and flip-flop circuit timing margins controlled based on scan-pattern transition processing

US Patent 11146252 · Granted Oct 12, 2021

Estimated economic value: $28,412,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Feedback system monitoring2024
Apparatus to cryptographically provide a digital output signal as a response to 2024
Secure key generation using a chaotic oscillator2024
Communications system2024
Integrated circuit device die with wafer/package detection circuit2023
Securing cryptographic operations from side channel attacks using a chaotic osci2023
System and method for triggering and detecting hardware trojans2023
Wireless communication device and method for spying counter measures2023
Test apparatus and method for testing a semiconductor device2023
Apparatuses involving calibration of input offset voltage and signal delay of ci2023
Methods for detecting system-level trojans and an integrated circuit device with2023
Combined ECC and transparent memory test for memory fault detection2023