Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus, system and method to reduce a read voltage across a memory cell and improve read sense margin

Apparatus, system and method to reduce a read voltage across a memory cell and improve read sense margin

US Patent 11139027 · Granted Oct 5, 2021

Estimated economic value: $23,463,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Technologies for current biasing for three-dimensional crosspoint memory cells2025
Apparatus, method and system to implement a dual VDM scheme on a three-dimension2025
Apparatus, system and method to sense a logic state of a memory cell in a three-2024
Variable reference based sensing scheme2021
Low voltage, low power sensing based on level shifting sensing circuit2020
Multi-standard single interface with reduced I/O count2020
Symmetric bipolar junction transistor design for deep sub-micron fabrication pro2008
Synchronizing and aligning differing clock domains2005