Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for addressing a non-volatile memory on I2C bus and corresponding memory device

Method for addressing a non-volatile memory on I2C bus and corresponding memory device

US Patent 11127468 · Granted Sep 21, 2021

Estimated economic value: $26,460,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device of the EEPROM memory type with an architecture of the split voltage type2025
Aging proof delay circuit2025
Latch device, in particular for row decoding and column decoding of an EEPROM me2025
I2C buffer circuit with fall time control2025
I2C buffer circuit with fall time control2025
Protection of an integrated circuit against electrostatic discharges2025
Low-dispersion component in an electronic chip2024
Compact EEPROM memory cell with a gate dielectric layer having two different thi2024
Communication on an I2C bus2024
Test circuit2023
Non volatile static random access memory device and corresponding control method2023
Non volatile static random access memory device and corresponding control method2023