Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory cache-line bounce reduction for shared I/O ring structures

Memory cache-line bounce reduction for shared I/O ring structures

US Patent 11106587 · Granted Aug 31, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fast memory mapped IO support by register switch2025
Library based virtual machine migration2025
Memory management for busy virtual machine guests2025
Secure virtual machine and peripheral device communication2025
Sub-idle thread priority class2025
Memory deduplication for encrypted virtual machines2025
Secured peripheral device communication via bridge device in virtualized compute2025
Secure control of packet filter programs by user space processes in virtual mach2025
Implementing a service mesh in the hypervisor2025
Downstream destination selection for tunnel packets based on fixed header packet2025
Hypercall acceleration for nested virtual machines2025
Coordinating timer access for virtual machines using peripheral component interf2025