Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Current mirror arrangements with reduced input impedance

Current mirror arrangements with reduced input impedance

US Patent 11106233 · Granted Aug 31, 2021

Estimated economic value: $133,321,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transconductance circuits with degeneration transistors2024
Transconductance circuits with degeneration transistors2022
Current mirror arrangements with semi-cascoding2022
Current mirror arrangements with semi-cascoding2022
Current mirror arrangements with adjustable offset buffers2021
Current mirror arrangements with adjustable offset buffers2021
Linear broadband transconductance amplifier2021
Current mirror arrangements with reduced sensitivity to buffer offsets2021
Current mirror arrangements with reduced sensitivity to buffer offsets2021
Current mirror arrangements with double-base current circulators2020
Current mirror arrangements with double-base current circulators2020
Photo-diode emulator circuit for transimpedance amplifier testing2019