Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-bank memory with one read port and one or more write ports per cycle

Multi-bank memory with one read port and one or more write ports per cycle

US Patent 11099746 · Granted Aug 24, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiple read and write port memory2022
Multiple read and write port memory2022
Multiple read and write port memory2019
Multiple read and write port memory2019
Packet descriptor storage in packet memory with cache2019
Method and apparatus for packet and byte counting2019
FIFO systems and methods for providing access to a memory shared by multiple dev2018
FIFO systems and methods for providing access to a memory shared by multiple dev2018
Multiple input multiple output arbiter device2018
Multi-bank memory with multiple read ports and multiple write ports per cycle2018
Multi-bank memory with multiple read ports and multiple write ports per cycle2018
Queuing methods and apparatus in a network device2018