Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit with scribe lane patterns for defect reduction

Integrated circuit with scribe lane patterns for defect reduction

US Patent 11094644 · Granted Aug 17, 2021

Estimated economic value: $27,960,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuits having dielectric layers including an anti-reflective coatin2024
Hydrogen ventilation of CMOS wafers2021
Analog capacitor on submicron pitch metal level2020
Analog capacitor on submicron pitch metal level2019
Increasing exposure tool alignment signal strength for a ferroelectric capacitor2013
Capacitor contact formed concurrently with bond pad metallization2013
Alignment mark for opaque layer2012
Alignment mark for opaque layer2012
Methods for removing contaminants from aluminum-comprising bond pads and integra2012
Photoresist dispenser with nozzle arrangement for cone-shaped spray2011
Evaporative emission control canister for automotive vehicle2010
Photoresist application over hydrophobic surfaces2007