Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Precise junction placement in vertical semiconductor devices using etch stop layers

Precise junction placement in vertical semiconductor devices using etch stop layers

US Patent 11088278 · Granted Aug 10, 2021

Estimated economic value: $4,960,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-VT solution for replacement metal gate bonded stacked FET2025
In-situ chip design for pulse IV self-heating evaluation2025
Counter based resistive processing unit for programmable and reconfigurable arti2025
Method and structure of forming independent contact for staggered CFET2025
Semiconductor device with power via2025
Stacked FETS including devices with thick gate oxide2025
Full wrap around backside contact2025
High density stacked vertical transistor static random access memory structure2025
FinFET devices2025
Bulk nanosheet with dielectric isolation2025
Upper and lower gate configurations of monolithic stacked FinFET transistors2025
Vertically integrated semiconductor device2025