Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for making a semiconductor device including a superlattice within a recessed etch

Method for making a semiconductor device including a superlattice within a recessed etch

US Patent 11075078 · Granted Jul 27, 2021

Estimated economic value: $9,643,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device including a superlattice and enriched silicon 28 epitaxial 2025
Semiconductor device including a superlattice and enriched silicon 28 epitaxial 2025
Current based water treatment process and system2025
Bipolar junction transistors including emitter-base and base-collector superlatt2025
Radio frequency (RF) semiconductor devices including a ground plane layer having2025
Method for making DMOS devices including a superlattice and field plate for drif2025
Method for making semiconductor device including a superlattice and enriched sil2025
Method for making semiconductor device including a superlattice and enriched sil2025
Method for making semiconductor device including a superlattice and enriched sil2025
Method for making a radio frequency silicon-on-insulator (RFSOI) wafer including2025
Method for making a radio frequency silicon-on-insulator (RFSOI) wafer including2025
Method for making a radio frequency silicon-on-insulator (RFSOI) wafer including2025