Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus for boot time reduction in a processor and programmable logic device environment

Methods and apparatus for boot time reduction in a processor and programmable logic device environment

US Patent 11074085 · Granted Jul 27, 2021

Estimated economic value: $27,337,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Attestation manifest derivation and distribution using software update image2025
Apparatus and method for secure instruction set execution, emulation, monitoring2025
Methods and apparatus to increase boot performance by categorizing boot tasks2025
Decoupling silicon initialization and bootloader by providing silicon initializa2025
Abandoned object detection2025
Firmware component with self-descriptive dependency information2025
System management mode runtime resiliency manager2025
Methods and apparatus to conditionally activate a big core in a computing system2025
Platform hardening for bootloaders via reference firmware2024
Application aware graceful over current protection for multi-socket platforms2024
Firmware boot task distribution to enable low latency boot performance2024
Technology to measure boot activity before a processor enters a working state2024