Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Ratiometric gain error calibration schemes for delta-sigma ADCs with programmable gain amplifier input stages

Ratiometric gain error calibration schemes for delta-sigma ADCs with programmable gain amplifier input stages

US Patent 11057048 · Granted Jul 6, 2021

Estimated economic value: $92,177,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and methods for sigma-delta modulation2025
Daisy chain streaming mode2022
Daisy chain complex commands2022
Daisy chain mode entry sequence2022
Ratiometric gain error calibration schemes for delta-sigma ADCs with capacitive 2021
Five-level switched-capacitance DAC using bootstrapped switches2019
System and method for ripple-free AC power determination2019
Efficient dithering technique for sigma-delta analog-to-digital converters2017
Analog to digital converter with internal timer2016
2-phase switched capacitor flash ADC2016
2-phase switched capacitor flash ADC2015
Quantization noise coupling delta sigma ADC with a delay in the main DAC feedbac2015