Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and fault tolerant computer architecture for reducing false negatives in fail-safe trajectory planning for a moving entity

Method and fault tolerant computer architecture for reducing false negatives in fail-safe trajectory planning for a moving entity

US Patent 11054825 · Granted Jul 6, 2021

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Real-time computer system and method for controlling a system or a vehicle2024
Method for controlling a technical apparatus2023
Method for controlling and automatically restarting a technical apparatus2023
Fault-tolerant time server for a real-time computer sytem2023
Fault-tolerant distribution unit and method for providing fault-tolerant global 2022
Maintainable distributed fail-safe real-time computer system2022
Method, device, and real-time network for highly integrated automotive systems2022
Communication node for critical systems2022
Method for fault tolerant message transmission in a computer network and compute2021
Fault-tolerant computer system for assisted and autonomous driving2021
Network device and method for scalable data integrity checking2021
Method and computer system for establishing an interactive consistency property2020