Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Performing PHY-level hardware timestamping and time synchronization in cost-sensitive environments

Performing PHY-level hardware timestamping and time synchronization in cost-sensitive environments

US Patent 11050501 · Granted Jun 29, 2021

Estimated economic value: $285,901,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Time-synchronized hardware controllers and related audio systems and circuitry2024
Changing a master node in a wired local area network and related systems, method2024
Changing a master node in a wired local area network and related systems, method2022
Media access for time-sensitive and best efforts data packets, and related syste2022
Emulating collisions in wired local area networks and related systems, methods, 2021
Shaping traffic on PLCA-enabled 10SPE networks2020
Machine for inspecting glass bottles2008