Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low power mode testing in an integrated circuit

Low power mode testing in an integrated circuit

US Patent 11047904 · Granted Jun 29, 2021

Estimated economic value: $22,043,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power switch with protection against Safe Operating Area (SOA) violations2025
Power-on-reset request functionality in semiconductor devices and power manageme2025
Fault interface architecture in safety-relevant systems2025
Voltage regulator which redundantly monitors for an over-voltage condition based2025
Artificial intelligence for semi-automated dynamic compression of images2025
Processing wakeup requests in a processing system having power management circui2025
System on a chip (SoC) having a low power mode of operation2025
System on a chip (SoC) having a low power mode of operation2025
Architecture for managing asynchronous resets in a system-on-a-chip2025
Differential input receiver circuit testing with a loopback circuit2025
Differential input receiver circuit testing with a loopback circuit2025
Text augmentation of a minority class in a text classification problem2025