Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for generating a bias current for biasing a differential pair of transistors and corresponding integrated circuit

Method for generating a bias current for biasing a differential pair of transistors and corresponding integrated circuit

US Patent 11031917 · Granted Jun 8, 2021

Estimated economic value: $28,039,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Converter and method for starting a switching power supply2024
Enhanced temperature sensor2024
Synchronization of an electronic device2024
Oscillator2023
Method for biasing a differential pair of transistors, and corresponding integra2021
Method for biasing a differential pair of transistors, and corresponding integra2021
Non-oscillating comparator2020
Method for biasing outputs of a folded cascode stage in a comparator and corresp2020
Method for biasing outputs of a folded cascode stage in a comparator and corresp2020
Non-oscillating comparator2019
Method and device for controlling a sample and hold circuit2016
Cascode bias of power MOS transistors2015