Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Configurable burst optimization for a parameterizable buffer

Configurable burst optimization for a parameterizable buffer

US Patent 11030098 · Granted Jun 8, 2021

Estimated economic value: $24,475,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurable buffer manager arbitration request throttling mechanism2023
Configurable burst optimization for a parameterizable buffer2023
Class-based dynamic memory slot allocation2022
Configurable buffer manager arbitration request throttling mechanism2021
Scalable, parameterizable, and script-generatable buffer manager architecture2021
Scalable, parameterizable, and script-generatable buffer manager architecture2019
Scalable, parameterizable, and script-generatable buffer manager architecture2017
Configurable advanced technology attachment/integrated drive electronics host co2007
Design tool for systems-on-a-chip2006
Unidirectional bus architecture for SoC applications2006
Chip-core framework for systems-on-a-chip2003
On-the-fly error detection and correction buffer processor1999