Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory cells, methods of forming an array of two transistor-one capacitor memory cells, and methods used in fabricating integrated circuitry

Memory cells, methods of forming an array of two transistor-one capacitor memory cells, and methods used in fabricating integrated circuitry

US Patent 11024630 · Granted Jun 1, 2021

Estimated economic value: $25,615,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Array of vertical transistors and method used in forming an array of vertical tr2025
Epitaxial single crystalline silicon growth for memory arrays2025
Transistors and memory arrays2025
Epitaxial single crystalline silicon growth for a horizontal access device2025
Solid state lights with cooling structures2025
Devices including heterogeneous channels, and related memory devices, electronic2025
Elevationally-extending transistors, devices comprising elevationally-extending 2025
Memory devices including oxide semiconductor2025
Memory arrays and methods of forming an array of memory cells2024
Integrated assemblies comprising hydrogen diffused within two or more different 2024
Control logic assemblies2024
Methods of forming nanostructures using self-assembled nucleic acids, and nanost2024