Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to mitigate signal feed through ESD elements

Method to mitigate signal feed through ESD elements

US Patent 11018130 · Granted May 25, 2021

Estimated economic value: $63,042,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Single event latch-up (SEL) mitigation techniques2020
Circuit for increasing the impedance of an ESD path in an input/output circuit a2019
Circuits for and methods of providing a charge device model ground path using su2016
Electro-static discharge protection for die of a multi-chip module2015
Cell-level electrostatic discharge protection for an integrated circuit2014
Semiconductor structure for an electrostatic discharge protection circuit2014
Method and apparatus to reduce footprint of ESD protection within an integrated 2012
Method and apparatus for evaluating paths in an integrated circuit design2011