Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for increasing channel region tensile strain in n-MOS devices

Techniques for increasing channel region tensile strain in n-MOS devices

US Patent 11011620 · Granted May 18, 2021

Estimated economic value: $44,170,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Package architecture of photonic system with vertically stacked dies having plan2025
Gate-all-around integrated circuit structures having necked feature2025
Integrated circuit structures having differentiated channel sizing2025
Metal features of a semiconductor device and methods for forming the same2025
Gate-all-around integrated circuit structures having underlying dopant-diffusion2025
Gate-all-around integrated circuit structures having underlying dopant-diffusion2025
Source or drain structures with relatively high germanium content2025
Integrated circuit devices with angled transistors formed based on angled wafers2025
Integrated circuit structures having ultra-high conductivity global routing2025
Integrated circuit structures having ultra-high conductivity global routing2025
Staircase-based metal-insulator-metal (MIM) capacitors2025
Semiconductor device and operating method thereof2025