Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bonded structure including a performance-optimized support chip and a stress-optimized three-dimensional memory chip and method for making the same

Bonded structure including a performance-optimized support chip and a stress-optimized three-dimensional memory chip and method for making the same

US Patent 11011506 · Granted May 18, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional memory device including a drain contact etch-stop dielectric l2025
Sub-block separation in NAND memory through word line based selectors2025
Sub-block separation in NAND memory through word line based selectors2025
X-direction divided sub-block mode in NAND2025
Three-dimensional memory device containing plural metal oxide blocking dielectri2025
Three dimensional memory device and method of making thereof by forming channel 2024
Three-dimensional memory device with isolated source strips and method of making2024
Three-dimensional memory device containing amorphous and crystalline blocking di2024
Three-dimensional memory device with separated source-side lines and method of m2024
Three-dimensional memory device having support-die-assisted source power distrib2023
Bonded die assembly using a face-to-back oxide bonding and methods for making th2023
Memory die with source side of three-dimensional memory array bonded to logic di2022