Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming a FinFET device with gaps in the source/drain region

Method of forming a FinFET device with gaps in the source/drain region

US Patent 11004725 · Granted May 11, 2021

Estimated economic value: $10,475,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for forming FinFET with source/drain regions comprising an insulator laye2025
FETS and methods of forming FETS2025
Silicon phosphide semiconductor device2025
Silicon phosphide semiconductor device2025
Merged source/drain features2024
FinFet with source/drain regions comprising an insulator layer2023
FinFet with source/drain regions comprising an insulator layer2023
Silicon phosphide semiconductor device2023
Silicon phosphide semiconductor device2023
FETs and methods of forming FETs2023
Merged source/drain features2022
FinFET having a non-faceted top surface portion for a source/drain region2021