Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory devices with controlled wordline ramp rates, and associated systems and methods

Memory devices with controlled wordline ramp rates, and associated systems and methods

US Patent 11004513 · Granted May 11, 2021

Estimated economic value: $21,304,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory devices with controlled wordline ramp rates, and associated systems and m2025
Memory devices with controlled wordline ramp rates, and associated systems and m2025
Managing sub-block erase operations in a memory sub-system2024
Two-part programming of memory cells2024
Asymmetric plane driver circuits in a multi-plane memory device2024
Distributed compaction of logical states to reduce program time2023
Managing sub-block erase operations in a memory sub-system2023
Charge loss compensation2023
Peak current management in a memory array2022
Distributed compaction of logical states to reduce program time2022
Asymmetric plane driver circuits in a multi-plane memory device2022
Managing sub-block erase operations in a memory sub-system2022