Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Cryptographic engine, scheduler, packet header processor, ingress interfaces, and buffers

Cryptographic engine, scheduler, packet header processor, ingress interfaces, and buffers

US Patent 10999263 · Granted May 4, 2021

Estimated economic value: $64,300,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and apparatus to facilitate immutable configuration of memory devices2025
Safe, secure, virtualized, domain specific hardware accelerator2025
Method and system for freedom from interference (FFI)2025
Methods and apparatus to estimate consumed memory bandwidth2025
Fault tolerant synchronizer2025
Hardware protection of inline cryptographic processor2025
Integrated circuit with debugger and arbitration interface2025
Method and system for in-line ECC protection2025
High precision color processing for wide dynamic range sensors2024
Suppression of clipping artifacts from color conversion2024
Apparatus and mechanism to support multiple time domains in a single SoC for tim2024
System on chip firewall memory architecture2024