Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated erase voltage path for multiple cell substrates in nonvolatile memory devices

Integrated erase voltage path for multiple cell substrates in nonvolatile memory devices

US Patent 10998048 · Granted May 4, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

NAND flash memory with vertical cell stack structure and method for manufacturin2024
Three-dimensional nonvolatile memory cell structure2024
NAND flash memory with vertical cell stack structure and method for manufacturin2023
Three-dimensional nonvolatile memory cell structure with upper body connection2021
NAND flash memory with vertical cell stack structure and method for manufacturin2021
NAND flash memory with vertical cell stack structure and method for manufacturin2020
Three-dimensional nonvolatile memory cell structure with upper body connection2020
Integrated erase voltage path for multiple cell substrates in nonvolatile memory2019
NAND flash memory with vertical cell stack structure and method for manufacturin2019
Memory device with manufacturable cylindrical storage node2018
Memory device with manufacturable cylindrical storage node2018
Access transistor of a nonvolatile memory device and method for fabricating same2018