Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Enabling high speed command address interface for random read

Enabling high speed command address interface for random read

US Patent 10997097 · Granted May 4, 2021

Estimated economic value: $12,304,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and systems for selectively enabling/disabling memory dies2024
Free flow data path architectures2024
Tunable and scalable command/address protocol for non-volatile memory2023
Tunable and scalable command/address protocol for non-volatile memory2023
High-level output voltage training for non-volatile memory2021
Non-volatile memory interface2021
Non-volatile memory interface2021
System and method for a reconfigurable controller bridge chip2020
Unified chip enable, address and command latch enable protocol for nand memory2020
Unified chip enable, address and command latch enable protocol for nand memory2020
Non-volatile memory system with wide I/O memory die2019
Wire bonded wide I/O semiconductor device2019