Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wafer-level chip-scale package including power semiconductor and manufacturing method thereof

Wafer-level chip-scale package including power semiconductor and manufacturing method thereof

US Patent 10991637 · Granted Apr 27, 2021

Estimated economic value: $13,311,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Strength assist device2025
Method of generating response using utterance and apparatus therefor2025
Controller, crutch and wearable robot including the same2025
Method and apparatus for generating reenacted image2025
Rehabilitation robot control apparatus and method thereof2025
Polyamide-based film, preparation method thereof, cover window and display devic2025
Strength assist device2025
Polyamide-based film, method of preparing polyamide-based film, cover window and2025
Optical laminate2025
Power transmission device2024
Gravity compensator applied to wearable muscular strength assisting apparatus2024
Power transmission device2024