Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Estimating clock phase error based on channel conditions

Estimating clock phase error based on channel conditions

US Patent 10985900 · Granted Apr 20, 2021

Estimated economic value: $11,298,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiphase clock generator2025
Multiphase clock generator2025
Probabilistic constellation shaping of multi-dimensional symbols for improved to2025
Messaging channel in a coherent optical DSP frame2025
Reducing non-linearities of a phase rotator2025
Reducing non-linearities of a phase rotator2025
Digitally enhanced digital-to-analog converter resolution2025
Digitally enhanced digital-to-analog converter resolution2025
Method and system for boosting the speed of a ring-based frequency divider2025
Low latency data handoff using phase rotation and clock gapping2025
Low latency data handoff using phase rotation and clock gapping2025
Resonant device improvement in PICs using spare devices to reduce power requirem2025