Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High-speed low-power level-shifting clock buffer

High-speed low-power level-shifting clock buffer

US Patent 10985737 · Granted Apr 20, 2021

Estimated economic value: $35,582,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for energy efficient routing in wireless sensor network based on multi-ag2025
Low-dropout regulator with band-reject power supply rejection ratio for phase lo2020
Transmit digital to analog converter (DAC) spur attenuation2016
Residual error sampling and correction circuits in INL DAC calibrations2015
Techniques to reduce harmonic distortions of impedance attenuators for low-power2014
Calibration systems and methods for digital-to-analog converter2014
Non-overlapping clock generation2013
Techniques for non-overlapping clock generation2012
Wideband digital to analog converter with built-in load attenuator2012