Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Latency synchronization across clock domains

Latency synchronization across clock domains

US Patent 10969821 · Granted Apr 6, 2021

Estimated economic value: $69,722,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mitigating gain mismatch interference in analog-to-digital converter circuitry2025
Gain calibration with quantizer offset settings2025
Polyphase filter control scheme for fractional resampler systems2024
Low-latency time-to-digital converter with reduced quantization step2024
Programmable device having hardened circuits for predetermined digital signal pr2023
Shared multi-port memory from single port2023
Delay-tracking biasing for voltage-to-time conversion2023
Reconfigurable mixer design enabling multiple radio architectures2023
Programmable device having hardened circuits for predetermined digital signal pr2023
Programmable device having hardened circuits for predetermined digital signal pr2023
Reconfigurable and scalable nonlinear filter for digital pre-distorters2022
Shared multi-port memory from single port2022