Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High bandwidth under-sampled successive approximation register analog to digital converter with nonlinearity minimization

High bandwidth under-sampled successive approximation register analog to digital converter with nonlinearity minimization

US Patent 10965300 · Granted Mar 30, 2021

Estimated economic value: $24,219,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiphase clock generator2025
Multiphase clock generator2025
Reducing non-linearities of a phase rotator2025
Reducing non-linearities of a phase rotator2025
Digitally enhanced digital-to-analog converter resolution2025
Digitally enhanced digital-to-analog converter resolution2025
Method and system for boosting the speed of a ring-based frequency divider2025
Low latency data handoff using phase rotation and clock gapping2025
Low latency data handoff using phase rotation and clock gapping2025
Resonant device improvement in PICs using spare devices to reduce power requirem2025
Apparatus and method for wideband multi-phase clock generation2025
Method and apparatus for clock and data alignment that reduces power consumption2024