Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sigma-delta modulation quantization error reduction technique for fractional-N phase-locked loop (PLL)

Sigma-delta modulation quantization error reduction technique for fractional-N phase-locked loop (PLL)

US Patent 10965297 · Granted Mar 30, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hybrid source-series termination driver with constant output swing2025
DTC device and method based on capacitive DAC charging2024
Apparatus and method for automatic search of sub-sampling phase locked loop (SS-2022
Apparatus and method for automatic search of sub-sampling phase locked loop (SS-2022
Simulation method of an electron device2022
System and method for providing fast-settling quadrature detection and correctio2022
System and method for fast-converging digital-to-time converter (DTC) gain calib2021
Ring voltage controlled oscillator (VCO) startup helper circuit2021
Apparatus and method for automatic search of sub-sampling phase locked loop (SS-2021
Apparatus and method for automatic search of sub-sampling phase locked loop (SS-2021
Synchronous sampling in-phase and quadrature-phase (I/Q) detection circuit2021
DTC device and method based on capacitive DAC charging2021