Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-dimension clock gate design in clock tree synthesis

Multi-dimension clock gate design in clock tree synthesis

US Patent 10963618 · Granted Mar 30, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wearable electronic device including wheel2025
Circuit design modification based on timing tradeoff2025
Wearable electronic device2025
Logic sharing maximization using non-unique matrix representation2025
Logic sharing maximization using non-unique matrix representation2025
Electronic device including detachable ornamental member2024
Driver resizing using a transition-based pin capacitance increase margin2024
Identifying redundant logic based on clock gate enable condition2023
Routing congestion based on fractional via cost and via density2023
Routing using rule-based blockage extension2023
Pruning redundant buffering solutions using fast timing models2023
Machine-learning based clustering for clock tree synthesis2023